

POWER REDUCTION CIRCUIT AND METHOD
 WITH MULTI CLOCK BRANCH CONTROL
 Sinclair, et al. 09/325,882




FIG. 2





POWER REDUCTION CIRCUIT AND METHOD
WITH MULTI CLOCK BRANCH CONTROL
Sinclair, et al. 09/325,882




FIG. 2




FIG. 3